Side Channel Attacks .com

Side Channel Attacks Database

New Publications Patents Stats Links About


	Sort:

Searched 595 files, found 595 that match query, showing 1-10	Page 1 of 60

F=Fault P=Power T=Timing E=EMI RED=Attacks GREEN=Countermeasures

	High-Level Side-Channel Attack Modeling and Simulation for Security-Critical Sys... Francesco Menichelli, Renato Menicocci, Mauro Olivieri, Alessandro Trifiletti - IEEE Transactions on Dependable and Secure Computing - 2008 Referenced times

F	Practical Setup Time Violation Attacks on AES Nidhal Selmane, Sylvain Guilley, Jean-Luc Danger; - EDCC - 2008 Referenced times

P	Place-and-route impact on the security of DPL designs in FPGAs Sylvain Guilley, Sumanta Chaudhuri, Laurent Sauvage, Tarik Graba, Jean-Luc Danger Hoogvorst - HOST - 2008 Referenced times

PP	Evaluation of Power-Constant Dual-Rail Logic as a Protection of Cryptographic Ap... Sylvain Guilley, Laurent Sauvage, Jean-Luc Danger, Tarik Graba, Yves Mathieu - SSIRI - 2008 Referenced times

	Susceptibility of eSTREAM Candidates towards Side Channel Analysis B. Gierlichs, L. Batina, C. Clavier, T. Eisenbarth, A. Gouget, H. Handschuh, T. Kasper, K. Lemke-Rust, S. Mangard, A. Moradi, E. Oswald - SASC - 2008 Referenced times

P	Path switching: a technique to tolerate dual rail routing imbalances Karthik Baddam, Mark Zwolinski - Journal Design Automation for Embedded Systems - 2008 Referenced times

F	Concurrent Fault Detection for Secure QDI Asynchronous Circuits Konrad J. Kulikowski, Mark G. Karpovsky, Alexander Taubin, Zhen Wang, Adrian Kulikowski - WDSN - 2008 Referenced times

P	Experiments in Attacking FPGA-Based Embedded Systems using Differential Power An... S. Sun, J. Yan, J. Zambreno - EIT - 2008 Referenced times

P	An Integrated Validation Environment for Differential Power Analysis G. Di Natale, M.-L. Flottes, B. Rouzeyre - DELTA - 2008 Referenced 0 times

PP	Secure Adiabatic Logic: a Low-Energy DPA-Resistant Logic Style Mehrdad Khatir, Amir Moradi - IACR - 2008 Referenced 0 times

This site is maintained by the Reliable Computing Laboratory of Boston University. Direct any comments, questions, omissions, criticizm here